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Abstract Non-relational database systems (NRDS),
such as graph, document, key-value, and wide-column,
have gained much attention in various trending (busi-
ness) application domains like smart logistics, social
network analysis, and medical applications, due to their
data model variety and scalability. The broad data vari-
ety and sheer size of datasets pose unique challenges for
the system design and runtime (incl. power consump-
tion). While CPU performance scaling becomes increas-
ingly more difficult, we argue that NRDS can benefit
from adding field programmable gate arrays (FPGAs)
as accelerators. However, FPGA-accelerated NRDS have
not been systematically studied, yet.
To facilitate understanding of this emerging domain,
we explore the fit of FPGA acceleration for NRDS with
a focus on data model variety. We define the term
NRDS class as a group of non-relational database sys-
tems supporting the same data model. This survey de-
scribes and categorizes the inherent differences and non-
trivial trade-offs of relevant NRDS classes as well as
their commonalities in the context of common design
decisions when building such a system with FPGAs.
For example, we found in the literature that for key-
value stores the FPGA should be placed into the sys-
tem as a smart network interface card (SmartNIC) to
benefit from direct access of the FPGA to the network.
However, more complex data models and processing of
other classes (e. g., graph and document) commonly re-
quire more elaborate near-data or socket accelerator
placements where the FPGA respectively has the only
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or shared access to main memory. Across the different
classes, FPGAs can be used as communication layer or
for acceleration of operators and data access. We close
with open research and engineering challenges to out-
line the future of FPGA-accelerated NRDS.
Keywords FPGA · hardware acceleration · non-
relational databases · graph · document · key-value
1 Introduction
Recent business and socio-technical trends like smart
applications (i. e., leveraging advanced analysis tech-
niques), the internet of things, as well as business and
social networks require applications to more efficiently
deal with increasingly larger amounts of data in var-
ious, non-relational data models close to the underly-
ing domain (cf. [13, 37]). For example, the predominant
data exchange format in distributed business applica-
tions is JSON [72], requiring the processing and storage
of nested object (i. e., key-value) and array data. Fur-
thermore, working with JSON documents gains popu-
larity in schema-less contexts that require flexible data
models [37]. Similarly, applications like social network
analysis require processing and storage capabilities of
graph data that has a focus on entities and their rela-
tionships. At the same time the amount of data starkly
increases into gigabytes of JSON documents (e. g., [72])
and big graph datasets (e. g., up to one trillion edges
[29]). However, traditional relational database systems
fall short on requirements of model variety (i. e., expres-
siveness, flexibility) and efficiency (e. g., data volume,
scalability) of these applications [4, 25, 26, 111].
To address the requirements of variety and efficiency,
new classes of systems emerged, namely non-relational
database systems (NRDS), that provide a wide variety
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Fig. 1: NRDS data models and their relation
of database models (e. g., graphs, documents) for flex-
ible on-the-fly and application-specific data modeling
and efficient processing (e. g., by relaxing traditional
relational database system constraints). Similar to re-
cent non-relational data processing surveys [13, 37], we
consider the following data models in this work: graph,
document, key-value, and wide-column stores.
Variety On first sight, NRDS do not have many com-
monalities besides coarse-grained system design princi-
ples (e. g., scalability) and their application specificity.
For example, complex graph query languages are con-
ceptually different from the simple APIs of key-value
stores (e. g., put, get [38]). Although acknowledging their
differences, we argue that distinct non-relational data
models share an underlying primitive in key-value pairs
and types of operators, like lookup, traversal (e. g., BFS
on graphs, path traversal on document hierarchies),
pattern matching (e. g., Cypher [48] on graphs, XPath
on documents), and indexing (e. g., PageRank on graphs,
full text document indices). Figure 1 depicts those dif-
ferences and commonalities regarding the data models
(blue boxes). Each model has a differentiating struc-
ture layer of specific primitives (e. g., vertices and edges
of a graph) connecting properties or key-value pairs.
Key-value directly stores key-value pairs in a hash ta-
ble (e. g., [64]), while wide-column uses a column name
and a row name as key to the key-value pair (e. g., [71]).
Graphs store vertices connected by edges and associate
properties with both of those primitives [37], while doc-
uments are built from objects and arrays that again re-
fer to properties [37] which are equivalent to key-values.
Furthermore, all data models support simple lookup op-
erations and the more expressive data models (docu-
ment and graph) support structural traversals, pattern
matching, and indexing.
Efficiency The NRDS-specific data models and oper-
ations are also relevant when considering efficient pro-
cessing. For example, graph processing has highly ir-
regular memory-access patterns and little or no tem-
poral and spatial locality. This is challenging for cur-
rent NRDS, mostly built on general-purpose CPUs (cf.
Sect. 2), due to the CPU’s fixed deep cache hierar-
chy and coarse memory access granularity based on
cache line sizes. Similar to the application specificity in
database systems, there has been a fundamental change
in computer architecture and technology trends based
on ever rising performance requirements of applications
(domain-specific architectures [58]). Since the end of
Dennard scaling [40], frequency and therewith perfor-
mance scaling of CPUs is reaching limits. Power con-
sumption of computing systems is now a hard con-
straint leading to energy efficiency of operations such as
computations and memory accesses dominating overall
performance. While GPUs as one option offer massive
parallelism, they exhibit significantly reduced perfor-
mance when the internal cores do not execute the same
instruction (i. e., warp divergence), e. g., common for
graphs with varying degrees [107].
Thus, new computer architectures such as field pro-
grammable gate arrays (FPGAs) are explored for fu-
ture performance scaling in relational database systems
and NRDS (e. g., [64, 95, 109]). FPGAs are reconfig-
urable computing platforms that can implement cus-
tom massively parallel processor architectures. There
are no structural restrictions on parallelism, all data on
an FPGA is bit-addressable, and data types are not re-
stricted to multiples of bytes. Additionally, FPGAs can
be placed anywhere in a system which in particular is
important for concepts like near-data processing or pro-
cessing on the wire which allow for substantial reduc-
tions in the amount of data being moved. As a result,
FPGAs are being widely used in various applications,
including data centers [98], machine learning [122], and
also data management which is the focus of this sur-
vey. For database systems specifically they might even
outperform the currently more widely available GPUs
[105]. The focus of this survey will thus be FPGA ac-
celeration of NRDS which is not well studied yet.
1.1 Research gap and related surveys
While FPGA-accelerated NRDS may meet the require-
ments of emerging applications, there is only limited
academic work in terms of survey research. Figure 2 de-
picts recent surveys related to FPGA-accelerated NRDS.
We consider surveys on relational and non-relational
data in the context of three kinds of acceleration: no
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Fig. 2: Related surveys and our contribution
accelerator, FPGA-, and GPU -accelerated. The con-
tribution to non-relational data processing is further
specified by the NRDS classes (i. e., graph, document,
key-value, wide-column).
Leaving the vast amount of work on non-accelerated
relational database systems out of scope, there are sev-
eral related surveys on acceleration of such systems. In
[10], Becker et al. pose the challenge of using the on-the-
fly reconfigurability of FPGAs in relational databases.
This results in open questions on exploitation of het-
erogeneous hardware, query partitioning, and dynamic
hardware reconfiguration. Papaphilippou et al. catego-
rize the literature into frameworks (e. g., Centaur [95] or
DoppioDB [109]) and specialized accelerators for com-
mon operators in a relational database, and also high-
light upcoming cache coherent connectors for FPGAs
(e. g., OpenCAPI). Most recently, Fang et al. [46] state
main memory access, programmability, and GPUs as
the three biggest factors holding back FPGAs in in-
memory relational database systems in the past. Re-
garding GPU-accelerated relational database systems,
[24] raises challenges like the I/O bottleneck and query
planning but does not offer convincing solutions.
Non-accelerated NRDS are well-covered by surveys
[26, 37, 50, 51, 57, 67] which are discussed in Sect. 2. Ad-
ditionally, there are two surveys covering graph process-
ing as a high-performance computing (HPC) workload
[14, 55]. While this shows the feasibility of graph pro-
cessing on FPGAs, these surveys only focus on the func-
tional aspects and HPC applications. For our survey
this literature has to be reinterpreted for the database
perspective. GPU acceleration (e. g., [107] for graph) is
out of scope of this work.
In summary, the related surveys support the rele-
vance and timeliness of the topic but there is no sur-
vey on FPGA-accelerated NRDS. The objective of this
survey is to fill this gap in the intersection of FPGA
acceleration and NRDS. Their inherent differences and
commonalities regarding FPGA-accelerated NRDS re-
sult in overarching design decisions and patterns that
will be instrumental to current and new systems.
1.2 Research method and contributions
To fill the FPGA-accelerated NRDS gap in the survey
literature we rely on the design science methodology
[132] as a method to collect, summarize, and evaluate
FPGA-accelerated NRDS solutions. Our fundamental
theory and motivation is: Non-relational database sys-
tems do not leverage modern FPGA hardware, from
which we derive hypothesis (H1), i. e., existing non-
relational database systems do not realize the potential
of FPGA acceleration. This hypothesis is tested based
on an introductory system review in Sect. 2 which aims
at analyzing existing NRDS regarding system aspects
(e. g., operators or scalability) We define system aspects
as abstract requirements for a system to be regarded as
an NRDS. Further, we believe that (H1) is grounded
on missing fundamental research on FPGA-accelerated
NRDS (cf. Tab. 2), which leads us to hypothesis (H2),
i. e., there are significant gaps in current research on
non-relational FPGA acceleration. We test this hypoth-
esis on another observation artifact, i. e., a comprehen-
sive literature analysis in Sect. 3. The literature analy-
sis describes which system aspects have been previously
studied and which solutions are provided along the sys-
tem aspects. In hypothesis (H3), we argue that there
are patterns guiding the design of an FPGA-accelerated
non-relational database system. To address the detected
gaps and missing FPGA-accelerated NRDS we propose
new practical pattern categories on how to build FPGA
accelerated NRDS or accelerate existing ones. To sum-
marize, this survey makes the following contributions:
– We identify system aspects resulting from challenges
in accelerator design for FPGAs and a review of
existing NRDS (Sect. 2).
– We provide short solution summaries (implementa-
tions), a table classifying references by system as-
pect, and a list of gaps resulting from a comprehen-
sive literature search (Sect. 3).
– We extract patterns from the literature with regard
to tasks, placements, non-trivial accelerator design
decisions, and accelerated architecture justification
as guidelines to system architects (Sect. 4).
– From the gaps in the literature we derive open re-
search challenges in the field of FPGA-accelerated
NRDS (Sect. 5).
Section 6 concludes the survey.
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1.3 Key insights – what will the reader learn?
In the course of this work we gain the following five key
insights (highlighted as framed theorems in Sect. 4):
1. There are three accelerator task categories (opera-
tor, data access, and communication layer accelera-
tion) that FPGAs are currently well suited for.
2. There are four fundamental patterns of FPGA place-
ment (offload, SmartNIC, near-data, and socket).
3. The accelerator task in combination with the char-
acteristics of operators of the NRDS class are suffi-
cient to define the FPGA placement.
4. There are three operator switching strategies and
six memory access optimization patterns guiding
the development of accelerators for NRDS.
5. A portable, relevant benchmark suite that covers all
necessary artifacts is missing for robust justification
of accelerator usage decisions.
Additionally, the reader will learn about the considered
NRDS classes and how they make use of accelerators
(e. g., scalable key-value solutions were found, but no
complete database solution for others).
2 Background
This section introduces fundamental concepts of FPGA
hardware (Sect. 2.1) and NRDS classes (Sect. 2.2), re-
quired to understand the remainder of this work. The
NRDS classes are discussed in the context of well-known,
commercial NRDS which we review to give an answer
to hypothesis (H1) i. e., existing non-relational database
systems do not realize the potential of FPGA acceler-
ation. Additionally, we collect important FPGA and
NRDS system aspects of all NRDS classes in a taxon-
omy (Fig. 4) to guide the subsequent literature analysis.
2.1 Field Programmable Gate Arrays
FPGAs are a processor architecture platform that map
to custom architecture designs, meaning a set of logic
gates and their connection (circuit design). This is sim-
ilar to application specific integrated circuits (ASICs)
that are custom-made to represent a circuit design, but
FPGAs are reprogrammable such that the design can
be changed by a programmer at configuration time.
This reconfigurability comes at a price: from an effi-
ciency point of view, it is always preferable to imple-
ment a design as a custom ASIC. However, economic
reasons as well as the need to adapt to changes in ap-
plication behavior often prevent using ASICs. In recent
I/O pin
Block RAM
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Adaptive logic
module (ALM)
Programmable
interconnect
Register
Look-up table
(LUT)
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Fig. 3: FPGA on-chip resources
years, FPGAs emerged as accelerators for data pro-
cessing (e. g., [118]). They provide unique opportunities
to implement functionality, like custom single instruc-
tion multiple data (SIMD) units or processing and data
structure hybrids, like systolic arrays.
Figure 3 shows an abstraction of an FPGA chip
hiding vendor specifics. On an FPGA chip, a custom
architecture is mapped to a grid of resources (e. g.,
look-up tables (LUTs) or registers) connected with a
programmable interconnection network. Each custom
architecture uses a certain amount of resources upon
configuration (cf. Fig. 3), such that even multiple cus-
tom architectures might be deployed on the same chip.
Additionally, FPGAs support partial dynamic recon-
figuration where only parts of the FPGA can be re-
programmed. Data enters and leaves the FPGA chip
through I/O pins. The logic itself is implemented as
adaptive logic modules (ALMs) containing a LUT with
multiple inbound and one outbound bit port and a reg-
ister for optional storage of the outbound bit. Each in-
dividual LUT is programmed upon configuration. The
FPGA further contains on-chip block RAM (BRAM) in
the form of SRAM memory components for fast stor-
age of data structures. BRAM in total is about as large
as the caches on a CPU combined but finely config-
urable to the mapped architecture. Lastly, the FPGA
contains hardened digital signal processors (DSPs) that
allow fast arithmetics on floating-point numbers.
Similar to the CPU being placed on a mainboard,
FPGA chips are soldered onto a board connecting com-
ponents like network ports, DRAM chips, and PCIe
connectors to the FPGA. Concerning DRAM, FPGAs
support DDR3 and DDR4 as well as stacked mem-
ory enabling high bandwidth on-board data processing,
like Hybrid Memory Cube (HMC). As an accelerator,
boards containing an FPGA are most often placed in
existing hardware systems with a CPU – the host sys-
tem. Traditionally, accelerators are connected with the
CPU over PCIe but recently there are also cache co-
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herent interfaces (e. g., UPI, CXL, OpenCAPI). This
allows deeper integration of the FPGA into the CPU’s
data management and sets FPGAs apart from other
accelerators like GPUs. As an example, the Contutto
system explores deeper integration of FPGAs as pro-
grammable memory buffers into the datapath between
CPU and memory [113].
Subsequently, the most relevant system aspects of
FPGA accelerator design are discussed which are based
on differences to designing CPU applications and also
found to be challenging design decisions in related sur-
veys [10, 14, 46], namely (i) software vs. hardware de-
sign as design paradigm (e. g., [46]), (ii) tight CPU-
FPGA collaboration between existing CPU-based sys-
tems and FPGA accelerators (e. g., [46]), (iii) custom
memory access controllers (e. g., [14]), and (iv) compa-
rability through a performance model (e. g., [10]).
Design paradigm In principle, all LUTs (> 1, 000, 000
in modern FPGAs) can operate in parallel. This opens
up a vast design space (when using hardware descrip-
tion languages like VHDL) compared to the well-formed
design space of instruction-based processors. While there
have been efforts to simplify development with higher-
level languages (e. g., OpenCL), they do not seem to
satisfy performance requirements for complex applica-
tions yet [139]. One key question of NRDS acceleration
is thus, how to use constraints inherent to the NRDS
class to reduce the accelerator design space without per-
formance degradation.
CPU-FPGA collaboration Adding an FPGA to a data
processing system is justified with sufficient improve-
ment in overall performance or cost saving. However,
most systems will still require a CPU, introducing data
movement overhead between the two processors. Thus,
effective accelerator integration requires not only high
utilization of the FPGA but also little data movement.
CPU-FPGA collaboration has to solve problems of task
orchestration and data management.
Memory access As one unique feature when compared
to CPUs, FPGAs do not access their connected on-
board memory through a deep cache hierarchy that
assumes temporal and spatial locality in memory ac-
cesses. Thus, FPGAs can implement unique caching
strategies and placement of critical data on-chip.
Performance model The circuit-based programs of FP-
GAs have very different performance implications than
instruction-based programs of CPUs. For big circuit de-
signs it is not easy to comprehend the amount of par-
allelism and make performance predictions. Thus, per-
formance models are about using the properties of the
Class System Refs FPGA
Graph
Neo4j [26, 37, 51, 57] (-)
OrientDB [37] (expert) 
Document
CouchDB [26, 37, 50, 51, 57, 67] 
MongoDB [26, 37, 50, 51, 57, 67] 
Key-value
Redis [26, 37, 51, 57, 67] -
DynamoDB [26, 37, 50, 51, 57] 
Wide-column
Cassandra [26, 37, 50, 51, 57, 67] (-)
HBase [26, 37, 50, 51, 57, 67] 
-: productive FPGA usage, (-): explored FPGAs but no
productive usage, : no FPGA acceleration mentioned
Table 1: Commercial NRDS found in surveys
NRDS class to aid understanding of design decisions
and comparing different approaches.
2.2 Non-relational database systems (NRDS)
NRDS are defined according to their data models (as
established in Sect. 1). We found five surveys on non-
accelerated NRDS (cf. Fig. 2) [26, 37, 50, 51, 57, 67].
According to these surveys, the predominant NRDS
classes are graph, document, key-value, and wide-column.
Other NRDS classes that we do not further consider
in this work are less popular ones like spatial, object-
oriented or timeseries database systems.
To review well-known commercial NRDS, we se-
lected the systems of each class that were at least men-
tioned three times in the NRDS surveys and combined
similar systems (e. g., Riak KV is similar to Amazon
DynamoDB and Google Bigtable to Apache HBase).
Additionally, we added OrientDB (marked as “expert”
in Tab. 1) as the only NRDS that successfully combines
graph, document, and object-oriented database con-
cepts despite it only being named in [37]. Table 1 shows
the selection of NRDS by class. The review will not
only help to briefly recall the systems’ design choices
and challenges but also discuss similarities. We consid-
ered public documentation and publications if available.
Subsequently, the concepts of NRDS classes are intro-
duced for the systems in Tab. 1.
2.2.1 Graph
Graph databases store entities (vertices V ) and their
relations (edges E). Naively, a graph is stored as ad-
jacency matrix M of size |V | × |V | where a 1 at po-
sition Mv,w represents an edge between vertex v and
w. However, currently one of the most popular repre-
sentations in the literature is compressed sparse row
(CSR), as a compression technique for such sparse ma-
trices. Moreover, graph partitioning is often applied in
the literature, e. g., by simple horizontal (intervals of
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source vertices) or vertical (intervals of destination ver-
tices) partitioning or interval-shard [152, 142] where
the graph is partitioned into p equally sized intervals
I0, I1, ..., Ip−1 of vertices and shard Si,j is the set of
all edges between vertices in Ii and Ij . We look at
the graph database systems Neo4j and OrientDB (cf.
Tab. 1). Neither of those NRDS deploys FPGA acceler-
ation in production. However, Neo4j experimented with
the Flash-accelerator CAPI SNAP [1], where an FPGA
is inserted into the datapath between CPU and Flash
storage to accelerate data accesses.
Neo4j1 stores data as a property graph, where ver-
tices and edges have properties (cf. Fig. 1). It supports
Cypher [48] as a graph query language with a cost-
based query optimizer, traversal patterns like breadth-
first search (BFS), and algorithms to solve common
graph problems, like shortest paths and centrality (e. g.,
PageRank). More details on graph algorithms can be
found in [45]. For solving graph problems, Neo4j trans-
forms the property graph into an in-memory projec-
tion that is optimized for traversal. Additionally, Neo4j
supports different indexes. To provide horizontal scal-
ability, Neo4j can run as a cluster of core nodes that
replicate all changes between themselves. For additional
read scaling, read replicas can be added to the cluster
by registering at a core node and Neo4j drivers pro-
vide routing and load balancing. Changes to graphs
follow causal consistency, where replication to a ma-
jority of core nodes has to finish to confirm a transac-
tion. Optionally, ACID transaction guarantees can be
enforced. For multi-tenant usage (multiple users work-
ing on same system), Neo4j provides role-based access
control (RBAC) and intra-cluster encryption, and en-
crypted backups provide further security.
Another well-known graph database is OrientDB2
that allows for queries and traversals on a property
graph with native support for documents. OrientDB
provides SQL-like language support with a graph exten-
sion and operators like BFS. For scalability, data can be
replicated over a cluster and availability is guaranteed
by multi-master replication (similar to Neo4j) and auto
discovery of nodes. When multiple users are working on
the database (OrientDB also supports RBAC), an op-
timistic multi-version concurrency control (MVCC) is
used and ACID transaction guarantees can be applied.
OrientDB supports encryption on disk.
1Neo4j documentation, visited 7/2020: https://neo4j.
com/docs/
2OrientDB manual, visited 7/2020: https://orientdb.
com/docs/last/index.html
2.2.2 Document
Document systems store formatted text documents in
a document hierarchy. The two most popular document
formats are Extensible Markup Language (XML) [22]
and JavaScript Object Notation (JSON) [23]. All doc-
uments in a document store adhere to such a fixed for-
matting and are parsed upon ingestion from a string
representation for quick processing afterwards. For XML
stores, there is the XML Path Language (XPath) [31]
as a query language. Apache CouchDB and MongoDB
are the most-referenced document NRDS (cf. Tab. 1).
We did not find FPGA acceleration options for any of
these two document stores.
Apache CouchDB3 is a JSON document store oper-
ating as a cluster of masters with bidirectional, asyn-
chronous replication. The API allows create, read, up-
date, and delete (CRUD) operators on documents and
more advanced view models for filtering and aggrega-
tion. Queries can be accelerated with B-tree indices.
Writes to the database are isolated with MVCC and
ACID transaction guarantees can be enforced. Like the
graph databases, Apache CouchDB supports RBAC and
provides security features, like update validation.
MongoDB4 is another JSON document store with
similar to Apache CouchDB query possibilities but also
adds capabilities for fulltext search and spatial queries.
Availability is provided by a master-slave cluster setup,
where nodes are placed into a replication set of a mas-
ter that handles all writes. Writes are atomic, and re-
cently multi-document transactions were added to the
system. If the master fails, a new one is elected among
the replicas. Data can also be sharded over multiple
replication sets for scalability. Similar to the other sys-
tems, MongoDB provides RBAC for authentication of
users. For security, communication between users and
the database can be SSL-encrypted.
2.2.3 Key-value
Key-value stores operate on pairs of a key used for
quick lookup and a value of arbitrary data. They may
be used as an underlying persistence layer of another
database or standalone depending on the use case. We
subsequently discuss Redis and Amazon DynamoDB
(cf. Tab. 1). While Amazon DynamoDB has no accel-
erator options, there is a recent extension for Redis by
Algo-Logic [2] with the FPGAs directly attached to the
3Apache CouchDB documentation, visited 7/2020:
https://docs.couchdb.org/en/stable
4The MongoDB manual, visited 7/2020: https://docs.
mongodb.com/manual
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network for increased throughput, lower latency, and
less energy consumption.
Redis5 may be used as an in-memory or a persistent
key-value store, with a typical operator set with set
and get operators. Key-value pairs are inserted into a
hash table, where the key hash is used as the index in
the table for fast lookup of values, but complex queries
are not supported. Similar to the graph and document
stores, Redis uses a master-slave setup with sharding
for scalability. Additionally, it supports request routing
on a proxy node and optional waiting for replication
for consistency. Redis has security features like SSL en-
cryption and action auditing.
Amazon DynamoDB6 [38] features a distribution
scheme without a master. The key hashes denote a cir-
cular space and each node is randomly placed in this
space upon entrance to the cluster. Each node is respon-
sible for the keys preceding it in counter-clockwise order
in this space and answers all requests to that partition.
Data is replicated in clockwise order to a fixed number
of nodes and upon failure, the node after a failed one is
responsible for the failed nodes partition of the circular
space. For load balancing, Amazon DynamoDB places
many more virtual nodes on the circular space than
there are nodes in the cluster. Multiple virtual nodes
are then handled by each physical node. Amazon Dy-
namoDB supports eventual consistency, MVCC, and is
integrated with the RBAC of AWS accounts. For secu-
rity, it features encryption and user authentication.
2.2.4 Wide-column
Wide-column databases also store data as pairs of key
and value. However, different to key-value databases,
the key has two predefined parts: a row name and a col-
umn name. Wide-column databases present their data
as tables to the user but unlike relational databases
the tables are not materialized, unstructured, and every
row may have arbitrary columns. The most-referenced
wide-column systems are Apache Cassandra and Apache
HBase (cf. Tab. 1). For Apache Cassandra, FPGAs may
be used to accelerate the data accesses where the FPGA
denotes a data proxy [3].
Apache Cassandra7 [71] uses a multi-dimensional
map, indexed with a key (everything with the same key
constitutes a row) and columns that are grouped into
column families. It supports insert, get, and delete
5Redis documentation, visited 7/2020: https://docs.
redislabs.com/latest/index.html
6Amazon DynamoDB developer guide, visited 7/2020:
https://docs.aws.amazon.com/amazondynamodb/latest/
developerguide/Introduction.html
7Apache Cassandra Documentation, visited 7/2020:
https://cassandra.apache.org/doc/latest/
operations and additionally has a Cassandra query lan-
guage (CQL) comparable to SQL. Similar to Amazon
DynamoDB, the key hashes are used as a circular space
to partition the data to the nodes in the cluster but load
balancing is done by moving nodes in the circular space
when imbalance is detected. Consistency is guaranteed
with a replication quorum and RBAC is supported as
well as SSL-encryption.
Apache HBase8 is a wide-column store based on
Apache HDFS. The supported operator set as well as
the binary representation is similar to Apache Cassan-
dra, but Apache HBase distributes updates in a master-
slave fashion. Similar to all other systems we looked at,
Apache HBase supports RBAC.
2.3 Summary – NRDS on reprogrammable hardware
Although the architectures of the systems reviewed ex-
hibit different feature sets, they cover a shared set of
system aspects. For example, Neo4j provides an ex-
ecution engine with Cypher query capabilities while
Apache Cassandra provides them with CQL. Scalabil-
ity in Amazon DynamoDB and Apache Cassandra is
achieved with partitioning data with a circular hash
space while e. g., MongoDB and Redis distribute work
in a master-slave fashion. While the query languages
and scalability schemes might differ in their concrete
implementation, queries and scalability are two integral
system aspects of any NRDS.
Figure 4 shows a generalized shared architecture
as a component view of the reviewed NRDS captur-
ing the system aspects we found in the system review.
The architecture is based on a set of nodes in a net-
worked environment, forming a cluster. Multiple differ-
ent users or tenants send requests to the system, which
distributes work with the request router and load bal-
ancer in the cluster manager. Changes to the underly-
ing data are kept consistent by the consistency man-
ager, which performs concurrency control and atomic
writing. Optionally the transaction manager provides
transactions (e. g., ACID) touching multiple data ele-
ments. The execution engine finally processes queries
– made up of operators – on the data stored in the
system. Queries performance may be improved with in-
dexes. Persistent storage is optional, but data is parti-
tioned over the nodes. Lastly, the replication manager
aids discovery of new nodes in the system and fault
handling. While the components in general might be
similar to scale-out relational database systems, NRDS
8Apache HBase reference guide, 7/2020: https://hbase.
apache.org/book.html
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lay different emphasis on components because of differ-
ent application requirements (cf. Sect. 1).
As an overlay in Fig. 4, we show the FPGA sys-
tem aspects from Sect. 2.1 and functional and non-
functional system aspects defining NRDS. A complete
system would have to satisfy all (or most of the) com-
bined system aspects. FPGAs are not well established
enough in NRDS to place them in the shared architec-
ture, such that their system aspects are added sepa-
rately. The aspect taxonomy will be used in the liter-
ature analysis (Sect. 3) to classify literature. In sum-
mary, there are some first experiments with FPGAs
in NRDS [1, 2, 3] that show the potential and feasi-
bility, but the majority of systems has not considered
FPGAs yet. Thus, we confirm hypothesis (H1) i. e., ex-
isting non-relational database systems do not realize the
potential of FPGA acceleration.
3 Literature Review
In this section we conduct a literature analysis in order
to answer hypothesis (H2), i. e., there are significant
gaps in current research on non-relational FPGA ac-
celeration, as set out in Sect. 1.2. The hypothesis raises
three questions to be investigated in the literature anal-
ysis: (a) What are the most relevant of the identified
NRDS classes? (b) Are there any system aspects that
are not yet covered by literature? (c) Do existing ap-
proaches provide solutions to these topics?
The literature analysis is based on the guidelines
described in [70]. The primary selection of references is
conducted in the domain of each individual NRDS class
and with a focus on research articles (no patents and
citations). This results in 351 hits before the following
selection criteria are applied: (i) relation to computer
science, FPGA, reconfigurable hardware, and accelera-
tion, (ii) focus on data processing (excluding for exam-
ple robotics, image processing, or graph-based FPGA
design), (iii) availability of the document, (iv) written
in English, (v) published (excluding Master and PhD
theses). Overall, this results in 89 selected articles rele-
vant to this survey.
Notably, we did not find dedicated literature for
FPGA-acceleration of wide-column which, however, can
be seen as very similar to key-value (cf. [37]).
3.1 Processing of selected literature – NRDS classes
and trends
All selected articles were categorized by NRDS class
giving an answer to question (a) What are the most
relevant of the identified NRDS classes?
Figure 5 depicts the distribution of NRDS classes
over time. It can be seen that hardware-accelerated
graph processing already plays an early role from 1999–
2002. After three years with only one article for docu-
ment, graph sparks in the years 2006 and 2007. From
2009–2013 document moved into the focus, with graph
joining in again from 2010 onward. Recently (i. e., 2013–
2019), the picture seems to change, turning more or less
exclusively to graph and key-value.
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From Fig. 5 it can be concluded that most of the
non-relational hardware work occurred in literature af-
ter 2006 with a dominance of graph. Apparently docu-
ment lost significance, and other classes like key-value
gained more attention. From the dominance of graph
and the very different key-value type we conclude that
a more fine-grained analysis of the mentioned database
classes is meaningful.
3.2 Literature summaries
This section summarizes the approaches identified in
the literature search, thus addressing questions (b) Are
there any system aspects that are not yet covered by
literature? and (c) Do existing approaches provide so-
lutions to these topics? We organize the summaries
chronologically (cf. Fig. 5) and by NRDS class. Addi-
tionally, we structure the literature by their strongest
contribution(s) to the system aspects (cf. Fig. 4). Ta-
ble 2 summarizes the found solutions and subclassifi-
cation we identified for each NRDS class and system
aspect pairing which we briefly introduce subsequently.
3.2.1 Graph
According to the timeline (cf. Fig. 5), the first non-
relational accelerator solutions were provided for graph
representing mostly HPC solutions not specifically tuned
towards NRDS.
Operator In the literature, we identified solutions for
five different operators which we discuss in the follow-
ing order: shortest path, breadth-first search, maximum
matchings, page rank, and centrality.
Shortest path Bondhugula et al. present a tiled Floyd-
Warshall implementation solving the all-pairs shortest-
paths problem using a pipeline of B processing elements
(PE) which can each process l elements of the adjacency
matrix [21]. They build a performance model with these
two parameters where B is constrained by FPGA re-
sources and l is constrained by I/O bandwidth.
Jagadeesh et al. use a parallel, synchronous Bellman-
Ford algorithm where each PE on the FPGA represents
one node in the graph (severely limiting graph size) [65].
Additionally, they model the internal computation time
of their shortest path computation unit in cycles for
performance prediction. A parallel implementation of
Bellman-Ford that considers conflicting vertex updates
is presented by Zhou et al. [146]. The edges are pro-
cessed in parallel and conflicts are resolved by caching
updates on-chip until they are applied in main memory.
To optimize for sequential reads, the edges are sorted
by destination vertex.
In [114, 115], Takei et al. combine Dijkstra with a
SIMD distance comparison unit. A restriction of the ap-
proach is that all nodes have to fit into on-chip memory.
Lei et al. propose an eager Dijkstra algorithm based
on their own memory overflow extension of a priority
queue and three memory channels (for overflow queue,
graph, and output data) [75]. This resolves the graph
size restriction of the earlier approach by Takei et al.
In [87], the authors propose a solution for all-pairs
shortest-path by defining a partitioning that allows for
processing the graph with a bidirectional systolic array
with an optimal number |V | of PEs. Betkaoui et al.
solve all-pairs shortest-paths with parallel BFS kernels
[16, 17]. Multiple parallel PEs issue many non-blocking
memory requests to take advantage of the multi-channel
memory system of their particular FPGA setup.
Breadth-first search (BFS) Wang et al. propose a
solution for a parallel BFS with message passing on
a fully-connected network between interval-partitioned
soft cores [126]. The traversal levels are synchronized
with a floating barrier. The number of random mem-
ory accesses is reduced by keeping the visited status
in on-chip memory. Additionally, their approach allows
switching traversal patterns (bottom-up and top-down)
per level. TorusBFS [76] proposed by Lei et al. im-
plements torus network-based message-passing between
PEs in an interval-partitioned graph. The PEs are sim-
ilar to those in [16], and auxiliary data structures are
stored in BRAM.
In [123], BFS iterations are substituted by matrix-
vector operations on a Boolean semi-ring (i.e. multiply
and add are substituted with logical and and or). The
data is horizontally partitioned but the matrix and vec-
tors are never materialized. Dr. BFS [47] uses vertical
partitioning to fit metadata of large graphs into on-chip
memory. The tasks of computation and data access are
separated into two different modules having a data ac-
cess module for every memory bank. The computation
modules use a pipelined combination network for se-
quential burst operations.
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Graph Document Key-value
NRDS – functional
Operator SP [16, 17, 21, 65, 75, 87, 114,
115, 146]; BFS [47, 76, 123, 126];
MM [12]; PR [147]; Cent. [53]
XML Parser [35, 59, 108]; Fil-
ter [27]; XPath [42, 88, 89];
Twig [90]
Insert [78]; Hash [80]
Binary representation HP [148]; VP [28]; IS [33]; CSR
[7]; HWM [60, 86]; Other [110,
116, 127, 128, 135]
Hash table [18, 61, 121, 140];
CAM [81]
Queries Instructable processor [68] Skel. autom. [119]; Other [83] n/a
Multi-tenancy Token bucket [62]
NRDS – non-functional
Scalability Part. [6, 9, 34] Repl. [64]; Part. [100, 136]
Availability Repl. [64]
Consistency Locking [84] MVCC [101]
Security
FPGA
Design paradigm VC [44, 93, 96, 130, 141]; EC
[149, 150]; Hybrid [138]; BSP
[8, 39]; Other [9, 36, 94]
n/a
CPU-FPGA collaboration Socket [20, 123, 129, 151];
Near-data [74]
Socket [124]; Near-data [120];
PCIe [125]
Near-data [73, 134]; DMA [77,
99]
Memory access Req. merging [69]; Caching
[106, 144]; Data placem. [145];
Other [15, 92, 137]
Bloom filter [30]; Flash [19,
136]
Performance model Parallelism [21, 106]; Bottle-
neck [33, 34, 43, 144]
Bottleneck [100]
SP: Shortest path, BFS: Breadth-first search, MM: Maximum matchings, PR: RageRank, Cent.: Centrality, HP: Horizontal partitioning;
VP: Vertical partitioning, IS: Interval-shard, CSR: Compressed sparse row, HWM: Hardware mapping, Part.: Partitioning, VC:
Vertex-centric, EC: Edge-centric, BSP: Bulk-synchronous parallel, Req. merging.: Request merging, Data placem.: Data placement; Skel.
autom.: Skeleton automaton; CAM: Content addressable memory, Repl.: Replication, MVCC: Multi-version concurrency control, DMA:
Direct memory access
Table 2: Contributions by domain and system aspect
Maximum matchings Besta et al. propose a solution
for maximum matchings in a graph which describes the
maximum size set of edges that do not share a vertex
[12]. Their substream-centric approach divides the in-
coming stream of edges by their weight into substreams,
processes them in parallel, and merges the results.
PageRank Zhou et al. propose an implementation of
PageRank (a measure for importance of vertices in a
graph) split up into a scatter and gather phase using a
source vertex interval (i. e., horizontal) graph partition-
ing with vertex, edge, and update sets for each partition
[147]. The edge set of each partition is sorted by desti-
nation vertex to reduce the number of random writes.
Centrality In [53], the authors propose a stochastic
matrix function estimator written in OpenCL and ap-
ply it to the subgraph centrality problem. Subgraph
centrality (like PR) is another measure for importance
of vertices in a graph.
Binary representation We found approaches that lever-
age different partitioning schemes (horizontal, vertical,
interval-shard), an optimization of CSR for BFS, and
other binary representations like hardware mapping.
Horizontal partitioning In [148] a horizontal par-
titioning scheme is proposed with an improved data
layout enabling more sequential write accesses. This is
achieved by sorting the edges in each partition by des-
tination vertex which also allows update merging.
Vertical partitioning Chen et al. provide a solution
that features a layout improvement of the partitioned
data by storing edges inbound to the current vertex set
and not storing an update list (i.e. directly streamed)
[28]. The data is shuffled to graph PEs.
Interval-shard FPGP [33] is an edge-centric graph-
processing framework based on the interval-shard graph
partitioning scheme. Shards Si,j and their correspond-
ing inbound Ii and outbound Ij vertex intervals are
stored one after another in on-chip memory and pro-
cessed by multiple PEs.
Compressed sparse row (CSR) The CyGraph ar-
chitecture by Attia et al. proposes new optimizations
for utilizing the memory bandwidth in parallel BFS by
a custom CSR representation [7]. The visitation status
of vertices is encoded in the row index which is replaced
by the level after visitation (in-place BFS result).
Hardware mapping In [60], the complete graph with
editable vertices and edges is represented as logic on the
FPGA. An extension by Mencer et al. [86] draws paral-
lels to content-addressable memory (CAM) and extends
the idea of mapping the adjacency matrix to hardware
by extending it to multi-context graph processing.
Other Skylarov et al. represent the graph as a ma-
trix and use matrix operations to calculate graph col-
orings [110]. Wang et al. propose an edge-centric graph
streaming model on an FPGA for partitioned graphs
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to deal with load balancing issues of skewed graphs
[127, 128]. The kp partitions are assigned to k PEs in
a pre-processing step such that every PE processes ap-
proximately the same number of edges. The graph is
compressed and streamed which results in a high effec-
tive bandwidth. When the application permits graph
sampling, the data volume and irregular memory access
can be tamed with a data structure derived from CSR
[116]. The novel data structure allows storing multiple
graphs and removal of vertices and edges with a sec-
ond pointer array. Xu et al. propose a service-oriented
accelerator that does asynchronous processing of BFS
[135]. This is very different to other approaches in that
batches of so called Batch Row Vectors are streamed
into the accelerator and worked on. A Batch Row Vec-
tor contains for each edge in the batch the start and
destination vertex and a property for the source and
destination vertex.
Queries Queries in the context of accelerator design
are about flexible chaining of operators. We did not
find any accelerator designs explicitly handling query
workloads. However, there is an instructable processor
design that could be extended for query processing.
Instructable processor GraphSoC is a custom graph
processor built from a 2D array of softcore processors
(with send, receive, accumulate, and update instruc-
tions) connected by a packet-switched network [68].
Scalability There are no complete solutions for scala-
bility either. However, there are three articles on graph
partitioning to leverage multi-FPGA setups.
Partitioning Babb et al. presented an early work on
scalability by compiling graph problems to whole ar-
rays of FPGAs [9]. Virtual wires are used in between
the FPGAs resulting in a multi-FPGA computing fab-
ric. Attita et al. propose a vertex-centric graph process-
ing framework based on the gather-apply-scatter (GAS)
principle [6]. With partitioning and message passing,
the workload can be distributed to multiple FPGAs.
ForeGraph [34] is an edge-centric graph processing ap-
proach as a multi-FGPA extension to [33]. For p FP-
GAs, the graph is partitioned into p intervals resulting
in p2 shards. Each FPGA stores one interval and its out-
going p shards, additionally partitions its subgraph into
sub-intervals and sub-shards, and subsequently does the
same processing as [33] on the sub-shards. Updates to
foreign intervals are propagated to the corresponding
FPGA over the network.
Consistency The conflict management for highly con-
current systems (transactions on graphs) can be prob-
lematic. We only found one article proposing a locking
scheme to achieve isolation.
Locking Ma et al. define a multi-threaded graph pro-
cessing engine on FPGA using a global, transactional
shared memory which allows fine-granular locking with
an address signature table [84].
Design paradigm We found multiple graph accelera-
tor design paradigms: vertex-, edge-centric, hybrid, and
BSP, among others. Vertex- and edge-centric describe
orthogonal approaches of traversing graphs: while the
vertex-centric approach works on outgoing edges of ac-
tive vertices, the edge-centric approach loads all edges
from memory and discards those not needed currently.
Vertex-centric GraphGen [93] compiles graph algo-
rithms from a domain specific language to RTL. The al-
gorithms are built from user-defined instructions. RTL
implementations of these instructions have to be pro-
vided together with an update function and a descrip-
tion on how those instructions play together. Weisz et
al. provide programmability by using GraphGen and
CoRAM in combination [130]. CoRAM allows to port
the accelerator architecture to both Intel and Xilinx
FPGAs. GraVF [44] shows how to compile Migen defini-
tions to hardware. Ozda et al. provide a solution based
on a configurable architecture template for vertex-centric
graph algorithms [96]. In [141], conflicting updates on
one vertex are resolved by accumulating updates in one
cycle, parallelizing conflicting vertex updates, and re-
moving sequential application of atomic protection.
Edge-centric HitGraph [149, 150] (based on [147, 148])
compiles edge-centric algorithms to RTL. The process-
ing logic is split up into multiple PEs processing the
graph by alternating scatter and gather phases. The
vertices are partitioned and buffered in BRAM and par-
titions are skipped if they do not contain active vertices.
Hybrid Chengbo proposes a hybrid approach where
there is a vertex-centric and an edge-centric module on
the FPGA programmed in OpenCL [138]. A dispatcher
switches the modules depending on the workload. The
graph is vertically partitioned.
Bulk-synchronous parallel (BSP) DeLorimier et al.
propose an accelerator, mapping the graph to sparse
matrix operations executed in a BSP fashion [39]. The
accelerator is split up into compute leaves with BRAMs
attached. Data between the compute leaves is commu-
nicated over a network on chip. In [8], a design method-
ology based on the BSP model is proposed. Common ar-
chitectural features are represented as templates which
are specified with user-defined functions for GAS. All
data flow is handled by the template.
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Other In [9], problems on directed graphs are reformu-
lated as closed semiring problems and compiled onto
multiple FPGAs. For a graph instance the edges are
mapped to summations and vertices are mapped to
minimum operators. Dandali et al. address long syn-
thesis times by a skeleton compilation with precompiled
blocks that are adapted to the problem instance [36].
One PE is used for a vertex and has to fit onto the
FPGA. GraphOps [94] is a general graph dataflow li-
brary that provides graph-specific building blocks for
the generation of FPGA designs. It includes a locality-
optimized property array.
CPU-FPGA collaboration We found the following con-
tributions running on CPU-FPGA heterogeneous plat-
forms with different task assignments.
Socket Bondhugula et al. propose a shortest-path hard-
ware kernel communicating with the CPU via a shared
memory region [20]. Another part of the solution is a
graph data layout for the CPU to reduce cache misses.
Umuroglu et al. propose an approach that distributes
BFS iterations between CPU and FPGA: the itera-
tions with few active vertices are performed on the
CPU while the other iterations are performed on the
FPGA [123]. Similarly, Zhou et al. address the respec-
tive drawbacks of vertex- and edge-centric graph pro-
cessing by switching between the paradigms during ex-
ecution [151]. The graph is horizontally partitioned (cf.
[148]) and the paradigm is chosen individually for each
partition in each iteration based on its active vertex
ratio. Partitions with few active vertices are processed
by the CPU in a vertex-centric paradigm while parti-
tions with many active vertices are processed by the
FPGA in an edge-centric paradigm. Wang et al. pro-
pose a general graph processing approach with a novel
worklist (priority queue) based graph computation and
software scheduler (reorders vertices to be processed)
[129]. The FPGA inserts work items (vertices) into a
pre-scheduled queue and the CPU reorders them into a
scheduled queue.
Near-data ExtraV [74] proposes graph virtualization.
The CPU accesses the data through a cache coherent
FPGA attached to an SSD storing the graph. Trans-
parently to the CPU, the FPGA applies compression
and multi-versioning to writes and decompression and
filtering to reads.
Memory access For memory access, we found solutions
for request merging, custom caching, and custom data
placement among others.
Request merging A CAM-based approach for the
BFS memory access problem is proposed in [69]. The
solution is an architecture-aware software graph clus-
tering algorithm that reduces bandwidth requirements
for random requests to visited flags. The clustering is
applied as an offline pre-processing step. A memory
unit merges multiple requests (cache for storing recently
checked flags implemented with CAM).
Caching Zhang et al. propose a map-reduce based BFS
approach on HMC memory [144]. With a performance
model they find the bottleneck in scanning the bitmap
of the current frontier. Thus, a second caching layer for
the bitmap is introduced where one bit in the caching
layer represents the aggregate of many bits in the RAM
bitmap. FabGraph [106] is an extension of ForeGraph
[34] by a two-level vertex caching (level L1 attached to
pipelines and shared L2; L1 only communicates with
L2). The vertices of the current graph partition are
stored in L2 and replaced in Hilbert order such that
vertices can be used for multiple graph portions.
Data placement Zhang et al. address the problem of
redundant memory accesses caused by high-degree ver-
tices for graph traversals [145]. They correlate vertex
degree with data access frequency and propose degree-
aware data placement and degree-aware adjacency list
compression (Exp-Golomb variable length coding) com-
bined with hybrid traversal approach on HMC memory.
Other Betkaoui et al. address stalling pipelines caused
by memory access latency through a memory crossbar
to share off-chip memory [15]. The solution issues many
parallel memory requests and decouples memory access
and execution units. Ni et al. accelerate BFS by ap-
plying a horizontal partitioning allowing to distribute
the graph and its associated metadata over multiple
memory channels [92]. In this way, multiple PEs can
traverse the graph in parallel utilizing a high memory
bandwidth. Upon level synchronization, active vertices
are exchanged between the PEs. A memory access im-
provement for vertex-centric graph processing is given
by Yan et al. [137]. Random memory accesses are se-
quenced and graph pruning is applied to prevent on-
going traversal from the leaves. The solutions further
includes an online pre-processing step during the apply
phase when bandwidth is under-utilized.
Performance model Performance models are about un-
derstanding effects of design decisions on a conceptual
level. We found the following solutions on modeling par-
allelism and bottlenecks.
Parallelism Bondhugula et al. define a performance
model for parallelism in two orthogonal parameters B
number of PEs (B loops at once), and l denoting the
number of operators in PE (l elements at once) [21].
Then constraints for different FPGA resources are mod-
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elled for the two parameters. Shao et al. model the run-
time of their design as the sum of the time of the vertex
transmission and the time of the edge streaming [106].
Both are modeled dependent on the internal parallelism
parameters of their design. The model is used to deter-
mine the size of L1 and L2 caches in the design.
Bottleneck FPGP [33] finds the optimal number of
PEs by modeling the runtime as the maximum of the
time spent on interval loading, edge loading, and edge
processing since those can be overlapped. ForeGraph
[34] extends this model by also including time to load
intervals from other boards in their multi-FPGA setup
and compares theoretical performance against other sys-
tems. Zhang et al. specify a performance model that is a
slight variation of the network model [144]. The mem-
ory system is represented by the packet size, packet
overhead, bandwidths, and internal latency of memory.
An upper-bound performance model for vertex-centric
graph processing on multiple FPGA systems is pro-
posed by Engelhardt et al. [43]. The solution includes
an architecture generator for multiple FPGAs with an
application kernel and fitting dataset.
3.2.2 Document
Another early NRDS class is document (cf. Fig. 5) with
a focus on XML in the FPGA-accelerated literature.
While JSON is the predominant document format in
commercial document stores (cf. Sect. 2.2.2), we did not
find any solutions in the literature. In the following, we
will discuss solutions we found to the system aspects
for the document NRDS class.
Operator In the literature, we found operators for XML
parsing, document filtering, XPath evaluation, Twig,
and XML projection which we subsequently discuss.
XML parser Parsing of XML includes tasks like well-
formed checking, schema validation, and tree construc-
tion. In [35], Dai et al. propose a solution that lever-
ages recurring idioms in XML processing (one-to-one
string match, one-to-many string membership test, one-
to-many string search), and a speculative pipeline struc-
ture for tree construction skewed for common case high-
throughput and edge case pipeline stalls. The FPGA is
placed close to the network on a SmartNIC. An alter-
native approach by Sidhu implements tree automata
as a pair of a lexical and a tree automaton where the
states of the lexical automaton form the transitions of
the tree automaton [108]. Huang et al. propose a slid-
ing window XML parsing accelerator [59]. They assume
that the XML is valid and based on that can process
multiple non-delimiter characters in one cycle. Delim-
iter characters are still processed one by one.
Filter Chalamalasetti et al. [27] provide an implemen-
tation of document filtering with scoring against topic
profiles. The work mainly improves the bloom filter de-
sign of [124]. The new design leverages multiple banks
and reduces contention.
XPath Mitra et al. propose a solution for XPath-based
filtering of XML documents by mapping the XPath
queries to regular expressions [88]. These expressions
are clustered by common profile prefixes and mapped to
FPGA state machines (one per XPath). A global stack
is used for the inherent parent-child relationships. In
[42], publish-subscribe systems are extended to become
an XML broker using an XPath processor with CAM.
The article also provides a hardware-based XML parser.
Moussalli et al. [89] address the challenge of recursive
XML filtering. For that, each XPath is mapped into a
stack whose width matches the XPath depths in bits
and the height corresponds to the depth of the docu-
ment. Open tags are handled as push events and close
tags as pop events.
Twig The same authors propose an FPGA-based so-
lution for twig matching on XML documents based on
[89] combined with dynamic programming [90].
Queries For document stores, two different solutions
for microsecond reprogrammable state machines as in-
tegral parts of string matching were proposed. This
does not allow query processing in itself but chaining
of operators which can be used for query processing.
Skeleton automata Teubner et al. propose the idea
of skeleton automata as a fixed finite state automaton
structure with parameterized transitions, allowing dy-
namic workload change in microseconds, instead of long
(partial) reprogramming of the FPGA.
Other The ZuXA system [83] implements a general
programmable state machine with hash index on a rule
table and a clustering scheme for very large automata
that is applied as an XML acceleration engine.
CPU-FPGA collaboration We found three different col-
laboration schemes: socket, near-data, and PCIe.
Socket Vanderbauwhede et al. address the challenge of
power consumption of information filtering on streams
of documents with a multi-FPGA setup [124]. A CPU
places the document stream into main memory from
where it is fetched by the FPGAs. An on-chip BRAM
Bloom filter is used to quickly discard irrelevant docu-
ments before the documents are matched against pro-
files stored in a hash table in on-board memory.
Near-data The XLynx system [120] by Teubner et al.
provides a solution for hybrid CPU-FPGA XQuery pro-
cessing with dynamic XML projection. The FPGA im-
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plements the same XML projector as in [119] placed
into the data path between the document server and
XQuery engine such that data is filtered before being
queried, reducing load on the XQuery engine.
PCIe In [125], previous work on document filtering
[27, 124] is advanced by embedding it into a hybrid
CPU-FPGA system. The CPU handles parsing the net-
work document stream passing it to the FPGA as 64bit
words using separator words between documents. Ad-
ditionally, the words are dictionary encoded.
3.2.3 Key-value
The most recent, NRDS-related research on FPGAs
concerns key-value (cf. Fig. 5), arguably the conceptu-
ally simplest class of NRDS. We subsequently present
the system aspect solutions for key-value stores.
Operator Solutions are found for the externally visible
insert and integral internal hash operator.
Insert Liang et al. address the unpredictable insert per-
formance of cuckoo hashing. It avoids hash collisions
by computing multiple hashes per key and reinserts
one key-value pair when all hash positions are already
occupied [78]. The to-be-reinserted pair possibly trig-
gers another pair to be reinserted into the hash table
stalling naive pipelines. The proposed solution splits up
the pipeline into an insert and reinsert pipeline.
Hash Fast key-based value access requires reliable hash-
functions like Murmurhash29 missing on FPGAs. Liu
et al. contribute an implementation of Murmurhash2
on FPGA with different kernels for different key sizes
that are applied through dynamic reconfiguration [80].
Binary representation The predominant binary repre-
sentations are based on hash tables but there is also a
CAM implementation.
Hash table Istvan et al. leverage the FPGA’s scal-
ability and energy efficiency for a hash table imple-
mentation sustaining 10Gbps by implementing a so-
phisticated pipeline with concurrency control and sep-
arate key-hash and value store [18, 61]. Collision han-
dling is done with buckets by chaining fixed length pre-
allocated memory regions for a tradeoff between proba-
bility of collisions and memory bandwidth. Tong et al.
present a hash table with one operation per clock cycle
throughput [121]. They propose two hash table access
schemes. The first one provides multiple slots for each
hash value to reduce collisions where each operation
9Murmurhash, visited 7/2020: https://github.com/
aappleby/smhasher
scans all slots. For bandwidth limited deployments, in-
stead of scanning all slots, a second hash function de-
cides the slot to work on similar to cuckoo hashing. The
tradeoff is again between probability of collisions and
memory bandwidth. FASTHash provides even higher
throughput by processing p queries in each cycle [140].
This is achieved by using p parallel, data-independent
PEs with eventual consistency of updates. The hash ta-
ble is split up into p partitions each owned by one of
the PEs. Each partition is replicated to all PEs but only
the PE that owns it inserts new values into it.
Content-addressable memory (CAM) Lockwood
et al. propose a CAM-based, network-attached solution
[81]. They define an own message format for optimized
hardware parsing of requests. The key-value data is
either stored in BRAM or DRAM while only BRAM
guarantees low latency access and the value addresses
are looked up with an emulated CAM.
Multi-tenancy Multi-tenancy is about performance and
data isolation between multiple users working concur-
rently on a system.
Token bucket Istvan et al. achieve this by defining
traffic shapers with token buckets (from networking)
and introducing tenant-specific registers for temporary
query data [62].
Scalability Data center level scalability is required by
many applications using key-value stores. There are so-
lutions on data replication for increased read through-
put and data partitioning to aid work distribution.
Replication The Caribou system addresses scalability
and fault-tolerance with data replication [64]. The FP-
GAs are deployed as a distributed storage layer in the
storage nodes and allow for operator push-down (full
scan and value predication) for near-data processing.
For scalability, key-value pairs are replicated between
the nodes such that read requests can be served by any
node in the storage layer.
Partitioning FULL-KV [100] is a network-attached
accelerator for CPU-FPGA hybrid systems, extending
[99] to two nodes. The key-value store is partitioned
to the nodes and requests are routed by a proxy. Blue-
Cache [136] acts as a caching layer of distributed network-
attached FPGAs. For operation with BlueCache, all
application servers are equipped with a PCIe-attached
FPGA that is connected to the other FPGAs via net-
work and Flash for data storage. Each CPU collects
key-value store requests and passes them to its acceler-
ator card in batches. After parsing, requests are routed
to the FPGAs containing the data and answered there.
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Availability Availability is about fault tolerance mean-
ing responsiveness even when single nodes fail.
Replication Besides its contribution to scalability, the
Caribou system [64] provides availability through repli-
cation. Writes are replicated from a master node to all
other nodes in the storage layer. Data is still available
when one node fails.
Consistency For the consistency system aspect, there
is one solution on isolation with MVCC, thus covering
only one facet of consistency.
Multi-version concurrency control (MVCC) Ren
et al. define and implement MVCC support on top of
[99] by storing a version-value B-tree for every key [101].
They also define atomic operations like compare and
swap, compare and get, and predecessor version.
CPU-FPGA collaboration We found near-data solutions
with the FPGA between CPU and data and solutions
based on direct memory access to expand value storage.
Near-data In [73], the FPGA is used as an in-line ac-
celerator for Memcached acceleration processing 96% of
the requests. The CPU is only used as a fallback. Based
on [99], Xie et al. design an FPGA distributed memory
proxy with four pipelined data paths and a pipelined
consistent hashing processor [134]. The orchestrator for
the key-value store reaches up to 100Gbps.
Direct memory access (DMA) Li et al. propose a
network attached key-value store based on SmartNICs
that accesses the main memory over PCIe DMA [77].
The problems of the CPU cache hierarchy and FPGA
low storage capacity are addressed by Qiu et al. [99].
Similar to [77], the hash table is in on-board mem-
ory and the data in main memory (accessed with PCIe
DMA). The solution features novel memory allocation
and fragmentation schemes.
Memory access For key-value stores, we found solu-
tions for Bloom filters and Flash storage.
Bloom filter Cho et al. propose a key-value store with
cuckoo hashing and decoupled hash table and values
[30]. A Bloom filter is used to control hash table read
access and thus reduce the amount of memory requests.
Flash Flash storage was proposed as a viable storage
medium for values by Blott et al. [19]. Values are much
larger in size than keys and are only very selectively ac-
cessed after their address has already been found over
the hash table. Thus, storing values in Flash storage
allows much larger amounts of data to be stored. Blott
et al. scale out a Memcached server to 40 Terabytes of
data this way [19]. Similarly, BlueCache stores the hash
table as an index cache in RAM and stores the corre-
sponding values on the attached Flash storage [136].
Performance model We found one solution modeling
the performance bottleneck of the accelerator design.
Bottleneck Qiu et al. examine the theoretical perfor-
mance of their system based on the network perfor-
mance as the bottleneck of the system [100]. They split
up their analysis by put and get operator.
3.3 Synthesis and discussion of system aspects
The system review in Sect. 2 resulted in a taxonomy of
relevant FPGA and NRDS system aspects (cf. Fig. 4)
that guided the literature analysis that addresses hy-
pothesis (H2), i. e., there are significant gaps in cur-
rent research on non-relational FPGA acceleration as
set out in Sect. 1.2.
To address (H2), we first answer question (a) What
are the most relevant of the identified NRDS classes?
by studying potential contributions chronologically. We
found that while document still plays a role in recent
research efforts, current emphasis lies on accelerating
graph and key-value. This also supports the necessity
of this work to consider FPGA-accelerated NRDS and
their design decisions.
Secondly, we strive to answer questions (b) Are there
any system aspects that are not yet covered by litera-
ture? and (c) Do existing approaches provide solutions
to these topics? through the selection and summarizing
of research literature. Table 2 sets the relevant FPGA
and NRDS system aspects into context to the NRDS
classes. The focus on system aspects comes from our
objective to guide practitioners and research towards
FPGA-accelerated NRDS.
We found a large body of work on general graph
operators (e. g., BFS) and binary representation in the
HPC domain. While HPC does not focus on database
processing, the work denotes a starting point for the
graph database research. Notably, when it comes to
database-specific system aspects like queries (i. e., Graph-
SoC [68]), scalability (i. e., most notably ForeGraph for
multi-FPGA graph traversal [34]), and consistency (i. e.,
simple locking [84]) only few solutions are provided.
Due to the focus on FPGAs, there is an equally large
body of work on design paradigms (e. g., HitGraph [148,
149, 150]), CPU-FPGA collaboration (e. g., most no-
tably ExtraV [74]), memory access, and performance
models. No solutions were found for availability, multi-
tenancy, and security.
In the document class, there are only few solutions
for functional system aspects. Most notable is the XL-
ynx system [119, 120]. Non-functional system aspects
are not covered. FPGA system aspect solutions were
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only found for CPU-FPGA collaboration [120, 124, 125].
All other categories remain without a solution.
For key-value stores, important functional topics like
operators and binary representation are covered (e. g.,
hash tables [61, 121, 140] and CAM [81]). Queries and
sophisticated design paradigms are not applicable to
key-value since there are only CRUD operators. The
non-functional system aspects scalability, availability,
and multi-tenancy are mainly studied in the Caribou
system [62, 64]. Further solutions are provided for con-
sistency (i. e., isolation with MVCC [101]) as well as
CPU-FPGA collaboration, memory access, and one per-
formance model. We found no solutions for security.
In summary, we only found FPGA-accelerated NRDS
for key-value databases, while in the other NRDS classes,
solutions for functional system aspects are available.
For NRDS, these solutions would have to be adapted
to databases to be usable. There were only few non-
functional solutions provided.
4 FPGA-accelerated NRDS
This section gives several perspectives on NRDS class
commonalities, addressing hypothesis (H3), i. e., there
are patterns guiding the design of an FPGA-accelerated
non-relational database system. We revisit existing prac-
tical FPGA-accelerated NRDS solutions [1, 2, 3] (cf.
Sect. 2) and the current state in research (cf. Sect. 3)
and discuss overarching patterns that we found along
four questions on building an FPGA-accelerated NRDS
starting from the idea or need of accelerating a system,
over its design and implementation, and finally the eval-
uation of the accelerator’s impact:
Q1 Which problems are FPGAs able to solve? (acceler-
ator task: Sect. 4.1)
Q2 Where to put the FPGA(s)? (accelerator placement:
Sect. 4.2)
Q3 How to implement NRDS operators? (accelerator
design: Sect. 4.3)
Q4 How to measure improvements of the NRDS? (ac-
celerator justification: Sect. 4.4)
Subsequently, we give answers to questions Q1–4 in
the form of a practitioners guide.
4.1 Accelerator task
When dealing with a concrete system implementation,
either an accelerator is added to an existing system or
becomes relevant to the design of a new one. However,
in both cases one has to decide whether an FPGA is
suitable. As a first step, we answer question Q1 (Which
problems are FPGAs able to solve?) by summarizing
the problems typically solved by FPGAs in the different
NRDS classes and differentiating task categories that
are well suited to FPGAs. Notice, however, that in this
survey we cannot represent all possible motivations and
tasks that are met by practitioners in practice.
Graph For graph processing, FPGAs are mainly used
to offload operators because of inefficiencies in the cache
hierarchy and coarse-grained memory access of CPUs
resulting from the irregular memory access patterns of
graph workloads (cf. [7, 34, 149]). An FPGA has more
control over its memory access and thus helps to allevi-
ate the problem of irregular memory accesses through
custom memory controller design and full control of
data placement in on-chip memory (cf. Sect. 4.3).
Document FPGAs for document processing are mainly
used as bandwidth amplifiers for the CPU. Much of
document processing is parsing and filtering with large
data movement costs putting heavy load on the CPU
even tough a lot of the data is discarded and pollutes
the cache hierarchy. Thus, FPGAs can be used as a
flexible stream processing accelerator in the data path
to the memory (e. g., [27]), disk, or network (e. g., [35]).
Sometimes, however, the CPU is completely bypassed
and the FPGA is used as a standalone accelerator in
the network (e. g., [119]).
Key-value For key-value stores, the literature mainly
shows two schemes for motivation of FPGA usage. Ei-
ther a single function instrumental to key-value stores
is accelerated (e. g., insertion [78] or hashing [80]) be-
cause the CPU does not meet the latency requirements,
or building a full system is motivated by large roundtrip
latencies of CPUs from the network through the operat-
ing system network stack and back (e. g., [64, 77, 100]).
Summary – task categories The two biggest problems
that FPGAs solve for the different NRDS classes are:
(1) data movement from peripherals (e. g., network or
disk) to the CPU and (2) memory access inefficiencies
by the fixed CPU architecture. Figure 6 shows a sim-
plified version of the shared system architecture from
Fig. 4. The tasks that FPGAs might take over in an
NRDS to address these problems fall into three cate-
gories: operator acceleration, data access acceleration,
and communication layer.
Operator acceleration focuses on improving perfor-
mance for one or multiple operators of the NRDS class.
A lot of the literature focuses on this task category with
implementations of specific operators.
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Fig. 6: Potential FPGA tasks in NRDS
Particularly interesting for NRDS are accelerator
implementations in the context of hybrid CPU-FPGA
systems (e. g., [20, 65, 124, 125, 129]). In data-centric
applications, the FPGA can take pressure off the CPU
with data access acceleration. One already existing ex-
ample is graph virtualization, where non application-
specific access patterns are accelerated on an FPGA
near storage [74].
Placing FPGAs in the communication layer is an-
other promising option. One example is a proxy layer
for key-value stores where the request router (cf. Fig. 4)
is placed in an FPGA outside the other nodes which
routes traffic to the correct CPU nodes [134].
On node 1 and 2 in Fig. 6 we show possible com-
bined acceleration of tasks that we call task fusion. Task
fusion is possible when the resources on the FPGA fit
both tasks and should be done if more than one task
benefits from FPGA acceleration. The tasks combined
on one FPGA may even accelerate the overall system
more than if they would be accelerated separately be-
cause data movement costs are reduced.
In the relational database literature we found ex-
amples of operator push down where operator accelera-
tion and data access are fused into one (e. g., [49, 133]).
This worked especially well for filter operators pushed
to the FPGA that reduced the amount of data com-
municated to the CPU. This kind of accelerators use
their close proximity to memory to reduce the data
load on the CPU. The newly presented Enzian system
[5] also enables this with a cache-coherent attachment
of the FPGA and opens up questions of near-data pro-
cessing where the FPGA is used for on-the-fly conver-
sion of binary representation. One prominent example
of fusing operators with the communication layer at
data center scale is the Microsoft Catapult project [98].
There, servers push document classification workloads
to a communication layer of multiple FPGAs connected
to each other. Another example from the key-value lit-
erature is [99]. They use the FPGA as an entry point
from the network and do pre-processing of queries in
the FPGA while – due to size – storing the actual data
values in the memory of the CPU.
In extreme cases, one to all nodes in the NRDS clus-
ter can be mapped to FPGAs (node 3) (e. g., [64]). This
works well for key-value systems (and might work for
wide-column systems) since the overall system is sim-
ple enough, and also works for providing standalone
services on FPGAs (e. g., [120]). In this case the FPGA
has to be network-attached which saves a lot of over-
head by not going through the CPU cache hierarchy
and operating system network stack.
To aid the decision of how many FPGAs to put into
a system we added cardinalities to each possible FPGA
task (Fig. 6). In the confines that are set by the system
hardware, independent FPGAs could be added for dif-
ferent tasks. One FPGA can be added for each network
port (p is number of network ports), memory subsys-
tem, and disk (m is number of memory subsystems; d
is number of disks) in the system. For operators, there
is no such restriction. There can be as many FPGAs as
fit into the hardware system. Insight 1 answers question
Q1 (Which problems are FPGAs able to solve?):
Insight 1 There are three accelerator task cate-
gories (operator, data access, and communication
layer acceleration) that FPGAs are currently well
suited for.
4.2 Accelerator placement
After deciding for which task the FPGA accelerator is
used in the system, in this section, we discuss FPGA
placement patterns in the context of one cluster node.
In the literature, we discovered four FPGA placement
patterns which we discuss before we show how to chose
a placement based on the task (cf. Sect. 4.1) and proper-
ties of the workload. This answers question Q2 (Where
to put the FPGA(s)?).
Placement patterns We differentiate between the main
memory of the overall system (SysRAM), attached to
the CPU, and RAM directly attached to the FPGA on
the board (FRAM).
The offload accelerator placement (Fig. 7) is defined
in being attached only to the CPU (e. g., over PCIe)
and an on-board FRAM much smaller than SysRAM.
Input data is directly written to FRAM by the CPU
and execution is triggered by the CPU. The FPGA
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works on the input data in FRAM, and the results
are transferred by the CPU to the SysRAM on noti-
fication of the CPU by the FPGA. This placement only
allows master-slave setups, and thus can introduce a lot
of overhead for acceleration because the FPGA cannot
move data in the system on its own, and CPU cycles
are wasted on data movement. The FPGA-accelerated
in-memory database survey [46] shows this placement
as IO-attached accelerator.
The second placement we found in the literature
is the near-data placement (Fig. 8). It is defined by
the way the FPGA is inserted into the data path be-
tween the CPU and the SysRAM or disk. In this way,
the FPGA provides an interface to the CPU to inter-
act with the underlying resource. In a more restricted
way, [46] define this as a bandwidth amplifier which de-
compresses data, however this placement can accelerate
more workloads than just decompression, e. g., filtering
and binary representation conversion. In [91] there is
a similar placement where the FPGA is placed in the
data path between the disk and the CPU.
Figure 9 shows the SmartNIC placement where the
FPGA is directly attached to the network interface con-
troller (NIC). This placement option may even com-
pletely eliminate the CPU in the system if there are no
tasks besides what is implemented on the FPGA. The
SmartNIC placement optimizes for low latency of the
overall system by saving multiple round trips through
the operating system kernel on the CPU.
In emerging systems (e. g., [5]), the FPGA may be
placed as a socket (Fig. 10) at least conceptually with
a cache coherent access to SysRAM. The three previ-
CPU FPGA
SysRAM NIC
FPGA as NUMA node
FPGA connected
cache-coherently
Fig. 10: Placement pattern: Socket
ously discussed placements can be represented with the
FPGA being a socket with little overhead. However,
the socket placement also enables new work distribu-
tion strategies where the CPU does not have to coor-
dinate execution of the FPGA and data movement. In
[46] this placement option is called co-processor.
Placement decision FPGA placements discussed in the
literature can be reduced to the four fundamental pat-
terns from Sect. 4.2. Based on these, Fig. 11 shows a
decision tree guiding the practitioner towards choos-
ing an accelerator placement pattern depending on task
and workload properties. Additionally, we added CPUs
and GPUs as alternative accelerator options.
For tasks that incur large data movement overheads
from either the memory, disk, or network we have intro-
duced shortcuts (shown as blue arrows) to the near-data
and SmartNIC placements respectively.
For workloads that do not exhibit massive paral-
lelization opportunities we do not see much potential in
applying an accelerator. Thus, this leads to adding more
CPUs to the system or alternatively adding more nodes
to the cluster. For compute-bound problems with struc-
tured parallelism, meaning large numbers of homoge-
neous threads running in parallel, we would chose GPUs
over FPGAs because they are specifically made to han-
dle these workloads [79]. Similarly, for tasks with heavy
reliance on unstructured floating-point operations, we
would most of the time advise against using an FPGA
as an accelerator because the DSP floating point units
on the FPGA will quickly become the bottleneck.
For compute-bound problem instances that are not
better suited to GPUs or multi-CPU, an offload ac-
celerator approach is chosen. The data movement is a
big source of overhead in this placement model such
that it only works for compute-bound problems where
data movement costs, on the slow link between CPU
and FPGA, are negligible compared to the duration
of the computation. The offload accelerator approach
is implemented by most of the graph literature (e. g.,
[34, 47, 149]). While we think that the offload pattern
could be a viable option for database systems, we focus
on more significant improvements through acceleration.
In the category of memory-bound problems, we dif-
ferentiate first between workloads with simple operators
(e. g., lookup) and second workloads with complex op-
Non-Relational Databases on FPGAs: Survey, Design Decisions, Challenges 19
CPU FPGA
Socket
FPGA
CPU
SysRAM / Disk
Near-Data
FPGA
CPU
SysRAM
FRAM
Offload
Queriescomplex simple
FPGA
CPU
NIC
FRAM
SmartNIC
Memory
accessregular
GPU
CPU
GRAM
GPU
CPU
Multi CPU
Parallelism
structured
irregular
CPU
unstructured
Boundness computecommunication
SysRAM
Operator
diversity low
Network
no attached
NIC SysRAM NICSysRAM NICSysRAM NIC
Computations
Parallelism
discrete
little massive
high
floating point
Multi CPU
Data
access
Task
Comm. layer /
full node
Operator
Fig. 11: Accelerator placement decision tree
erators (e. g., graph traversal). Simple queries are de-
fined as a combination of few simple operators with
few predicate expressions. This category includes key-
value and wide-column stores and can include docu-
ment and graph stores in certain scenarios (e. g., data
provider for graph neural networks). If the database
system is network-attached, we choose a SmartNIC.
This placement was also found to be efficient in re-
lated data processing domains like data-intensive mes-
saging [103, 104]. If the database system is only part
of a larger architecture and not network-attached, we
chose the near-data approach. This placement option
is also chosen when there are complex queries with ir-
regular memory accesses (e. g., in graph traversal). We
think that the socket placement will benefit FPGA ac-
celerated systems especially in the database context.
As shown in Fig. 11, adding an FPGA to the sys-
tem is not always the best strategy to improving perfor-
mance of a system. Moreover, the traditional approach
of placing an accelerator in a system as an offload ac-
celerator is not the best option for database systems.
Table 3 shows all systems found in the system review
and literature analysis and how the placement decisions
look like. We exclude the systems describing frame-
works without a description of how they are deployed
(i. e., GraphGen [93], GraVF [44], and GraphOps [94]).
For tasks that have a quick path to the placement pat-
terns, the decision from the decision tree is always cor-
rect. This includes the commercial solutions from the
system review, e. g., CAPI SNAP [1] which uses near-
data deployment of FPGAs for graph workloads. For
pure operator acceleration we propose near-data place-
ment for graph and socket placement for document work-
loads. This is only implemented by CyGraph indicating
a lack of consideration for the whole system and there-
fore data movement in the offload placement pattern.
The offload placement pattern can be seen as the initial
step an inexperienced practitioner might take, since it
trades off performance against easy system integration.
Summary – accelerator placement In this section we
first showed how FPGAs can be attached to the other
hardware components in a system. Especially compared
to a CPU, FPGAs can be placed close to the data,
whether in memory, disk, or network.
Insight 2 There are four fundamental patterns of
FPGA placement (offload, SmartNIC, near-data,
and socket).
Thereafter, we established a decision tree guiding
the practitioner from the tasks (cf. Sect. 4.1) and the
characteristics of the operators towards choosing a place-
ment pattern. We validated this decision tree with the
systems found in the system review and literature anal-
ysis by comparing our and their placement decision.
Insight 3 The accelerator task in combination with
the characteristics of operators of the NRDS class
are sufficient to decide the FPGA placement.
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NRDS class System identifier Task Queries Mem. access Op. div. NRDS Decision Correct
Graph CAPI SNAP [1] r D complex irregular n/a - Near-data -
HAGAR [86] O complex irregular n/a  Near-data (Offload)
GraphStep [39] CO complex irregular n/a  SmartNIC -
CyGraph [7] O complex irregular n/a  Near-data -
TorusBFS [76] CO complex irregular n/a  SmartNIC -
FPGP [33] O complex irregular n/a  Near-data (Offload)
ForeGraph [34] CO complex irregular n/a  SmartNIC -
ExtraV [74] D complex irregular n/a  Near-data -
Dr. BFS [47] O complex irregular n/a  Near-data (Offload)
FabGraph [106] O complex irregular n/a  Near-data (Offload)
HitGraph [149] O complex irregular n/a  Near-data (Offload)
Document ZuXA [83] O complex regular low  Socket (Offload)
XLynx [120] CO complex regular low  SmartNIC -
Key-value Algo-Logic [2] r C simple n/a n/a - SmartNIC -
BlueCache [136] D simple n/a n/a - Near-data -
Caribou [64] F simple n/a n/a - SmartNIC -
KV-Direct [77] F simple n/a n/a - SmartNIC -
FULL-KV [100] F simple n/a n/a - SmartNIC -
Wide-column rENIAC [3] r C simple n/a n/a - SmartNIC -
r: commercially available; task options (D: data access, O: operator, C: communication layer, F: full system), combinations are
permitted; n/a: “not applicable”; Mem. access: Memory access, Op. div.: Operator diversity; -: yes, : no
Table 3: Accelerator decision validation for systems in the literature (all systems are communication bound)
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Static accelerator
New static
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FPGA
Dynamic accel.
FPGA
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Fig. 12: Strategies for operator switching
4.3 Accelerator design
Now that we know what the FPGA should do and
where it is placed in the system we need to answer
question Q3 (How to implement NRDS operators?). Al-
though implementation details largely depend on spe-
cific algorithms and data structures of the NRDS classes,
we found patterns for two critical accelerator design
considerations. In the following we introduce operator
switching strategies and memory access optimization
patterns common for all NRDS classes on FPGAs.
Operator switching strategies In the literature analysis
we saw little about accelerators that are able to switch
to different operators without compiling a new acceler-
ator each time. However, it is required of a NRDS ac-
celerator to process multiple different operators in par-
allel and in very quick succession on multiple different
datasets in memory, since it is not sufficient for an accel-
erator to improve the performance of one infrequently
used operator to offset added cost and complexity. This
is easy to achieve on instruction-based architectures,
like CPUs, since their programs are easily switched out
but difficult to achieve on FPGAs since they cannot
switch their architecture without significant overhead.
This is shown in Fig. 12(a) as full reconfiguration where
an operator switch takes seconds [97].
To alleviate the overhead of full reconfiguration, the
relational database community pursued partial recon-
figuration (Fig. 12(b)) where only parts of the accel-
erator architecture are switched (e. g., [41, 85, 95, 131,
153]). While this works for coarse-grained functionality
switching during runtime, the part that is reconfigured
still is unavailable for seconds.
Thus, we advocate for a more elegant and expressive
solution in what we call dynamic queries (Fig. 12(c)).
The dynamic queries switching strategy is based on a
dynamic, parameterized or instructable, domain-specific
accelerator (e. g., [63, 68, 83, 112, 119, 120]) that al-
lows to process multiple different operators in parallel
and with only nanosecond switching delay on multiple
datasets by just passing new parameters or instructions.
The added accelerator expressiveness might come at the
loss of some accelerator speed [117] but saves magni-
tudes in operator switching delay. The difficulty of de-
signing such an accelerator lies in finding abstractions
of high generality without introducing much overhead
that slows down performance. The examples we found
above focus on a small set of domain-specific primitives
that are combined into a dynamic accelerator.
Although we did not find references for it in the
literature, the operator switching strategies can be ap-
plied in combination. Depending on the task it might
be beneficial to partially or even fully reconfigure the
FPGA as long as it is done at a frequency low enough
(e. g., if lasting workload changes are detected).
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Memory access optimization patterns For NRDS, mem-
ory accesses are one of the most instrumental challenges
to good performance. We found six memory access op-
timization patterns (Fig. 13) in the literature that are
applicable to all NRDS classes. Each pattern is imple-
mented in the memory controller (endpoint to memory
on the FPGA) of the accelerator design and is indepen-
dent of the accelerators algorithms and data structures.
The memory controllers performance can be improved
along four axes: by reducing latency of accesses, reduc-
ing the number of accesses (request volume), enhancing
the amount of effective data per access (effectiveness),
and increasing raw memory bandwidth. In the following
we introduce these six combinable patterns.
Prefetching (cf. Fig. 13(a)) Prefetching is a tech-
nique to hide memory access latency that starves pro-
cessing of input data. Therefore, memory requests are
issued before the data is processed to overlap compu-
tation and loading of data if the access locations are
known beforehand. By the time the data is processed,
it already resides on chip to be consumed. One exam-
ple is partitioning the data and overlapping partition
loading with partition processing [106, 147]. Another is
issuing large amounts of non-blocking memory requests
such that there is always data to process [16].
Caching (cf. Fig. 13(b)) Caching (or automatic data
placement) reduces high-bandwidth utilization by stor-
ing accessed values in on-chip memory (cache). If the
cache is full, there is an automated policy (e. g., least re-
cently used) replacing values in the cache with new ones
[66]. If a value in the cache is requested, it is instantly
served from on-chip memory, but this only works well
for workloads with strong temporal locality. One exam-
ple is multi-level caching in [106]. In [129], Wang et al.
combine caching with the before mentioned reordering
to increase the spatial locality of memory accesses.
Manual data placement (cf. Fig. 13(c)) FPGAs
provide the practitioner with full control over what data
resides in quickly accessible on-chip memory not only
custom caching techniques can be employed but crit-
ical data can be permanently placed on the FPGA.
This may be done for frequently accessed data struc-
tures critical to the performance of the accelerator (e. g.,
[16, 78, 144, 145]). Another example is storing a highly
efficient data structure like a bloom filter that allows
filtering of memory accesses for presence of values in a
dataset (e. g., [11, 30, 124]).
Coalescing (cf. Fig. 13(d)) Coalescing means merg-
ing multiple memory requests of single data items into
one memory access (e. g., [69]). Since modern DRAM
operates on rows of memory that are in the kilobyte
range, accessing single data items is wasteful. If the
workload exhibits strong spatial and temporal locality,
coalescing can reduce the number of memory accesses
per single data item and thus decrease the request vol-
ume by simultaneously increasing the effectiveness of
each memory access. In [47] this is done by having many
more compute units than data access units that issue
many accesses enabling data access units to coalesce
some of the accesses. Another example is combining
write requests before they are written to memory and
thus reducing the overall number of writes [146, 148].
Reordering (cf. Fig. 13(e)) Usable memory band-
width suffers from irregular accesses. Reordering of mem-
ory requests can improve upon this if the workload ex-
hibits spatial and temporal access locality. This can be
done online (e. g., [137]), at the cost of increased latency,
or offline (e. g., [147, 148]), if there is a correlation be-
tween data and memory access order.
Multi Channel (cf. Fig. 13(f)) If multiple memory
channels are available, the memory bandwidth can be
increased by distributing memory accesses over those
channels. This is a meta-pattern that can be combined
with any of the aforementioned patterns. One exam-
ple of using multiple channels is placing different data
structures on different channels [75, 92].
Summary – accelerator design While there was no fo-
cus on operator switching in the HPC-motivated liter-
ature, there has been some work on the topic especially
in the document class. We see it as a crucial consid-
eration in FPGA-accelerated NRDS. Furthermore, the
memory access optimization patterns are especially im-
portant to NRDS since memory access acceleration is
one of the big motivations to use FPGAs. Thus, we
conclude with the following insight:
Insight 4 There are three operator switching strate-
gies and six memory access optimization patterns
guiding the development of accelerators for NRDS.
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Domain Name Dataset Workload #Refs
Graph graph500 - - 1
live-journal -  7
rmat -  4
pokec -  4
orkut -  3
twitter -  3
wiki-talk -  2
indochina -  2
flickr -  2
roadnet-ca -  2
Doc. xmark - - 4
trec aquaint -  3
toxgene -  3
yfilter  - 3
-: yes, : no
Table 4: Benchmark statistics
4.4 Justification
In an FPGA-accelerated system, the FPGA’s improve-
ment on performance must not be evaluated on the
accelerated part of the workload in isolation but the
whole system. An FPGA introduces a new component
into the hardware system that entails costs having to be
justified by the performance improvement. Costs occur
in the form of cost of ownership (which might bene-
fit from FPGA energy efficiency) but also cost of pro-
gramming and operating a whole new hardware archi-
tecture. While the decision if the performance improve-
ment outweighs the cost lies in the judgement of the
practitioner, in this section we will introduce measuring
performance improvement with benchmarking and per-
formance models for FPGA-accelerated NRDS. There-
with we answer question Q4 (How to measure improve-
ments of the NRDS system?).
Benchmarks As a guideline to good benchmarking we
follow the four key criteria for domain-specific bench-
marks from [54]. Benchmarks should be easy to under-
stand (simple) and scale from small to powerful systems
in the present and towards the future (scalable). How-
ever, the two criteria most critical to FPGA-accelerated
NRDS are that benchmarks are portable and relevant
which we discuss in the following.
Benchmarking only works well when either compar-
ing different systems with the same program or different
programs with the same underlying system. Either the
program or the system as variables have to be fixed for
comparability. This especially poses a big problem for
benchmarking on FPGAs since different FPGAs have
very different specifications, and implementations are
often tuned to one specific board. We did not find any
solutions for this problem in literature.
Regarding relevance, we found different datasets and
workloads listed in Tab. 4. Excluding “indochina”, all
non-synthetic graph datasets can also be found in the
Stanford Network Analysis Project (SNAP) graph col-
lection10. Considering the overall number of articles we
found by NRDS class, it does not seem as if any work-
load or dataset is established especially when compared
to e. g., TPC in the database literature. For key-value
systems, benchmarking is currently done in literature as
a sequence of a subset of the three basic API functions
(i. e., get, put, delete) without a standardized dataset.
However, a well-formed benchmark establishes not only
datasets and workloads but all of the following artifacts:
(1) Workloads (e. g., for graph: BFS, shortest path,
weakly connected components) (2) Datasets (e. g., for
graph: twitter, rmat, live-journal) (3) Domain-specific
performance measures (e. g., for graph: traversed edges
per second (TEPS)) (4) Benchmark (reference) imple-
mentation details. Thus, current performance measure-
ments not only lack relevance and artifacts to be re-
garded as benchmarks.
A solution could be provided by existing compre-
hensive benchmarks that are not yet used in literature
[102]. The YCSB program suite [32] offers capabilities
for benchmarking key-value and document stores. For
graph stores there are the LDBC Graphalytics Bench-
mark, LDBC Social Network Benchmark, and GAP
Benchmark Suite. The GAP Benchmark Suite and the
LDBC Graphalytics Benchmark cover kernels common
in graph analytics (e. g., BFS or PageRank) while the
LDBC Social Network Benchmark covers querying work-
loads. Recently, a cross NRDS class benchmark was
proposed [143]. These benchmarks, designed for CPU-
based systems initially, could also be used to benchmark
new designs on FPGAs with modifications for FPGA-
specific problems to make them portable.
Performance models As established in Sect. 2.1, FP-
GAs exhibit unstructured parallelism exacerbating com-
prehension of performance and algorithm complexity on
an abstract performance model level. In the literature
we found different ways (cf. Tab. 2) to model perfor-
mance of the proposed solutions breaking down to mod-
eling pipeline and data parallelism in the face of con-
strained resources (logic resources and memory band-
width). This means, the system architecture is broken
down into components with known performance (i. e.,
pipeline steps or replicated PEs) where performance is
measured in throughput of data which scales linearly
with pipeline steps and data parallelism. Sometimes
this is embedded into a roofline model where the per-
formance is first capped by the amount of parallelism
and later by the available memory bandwidth.
10SNAP dataset collection, visited 7/2020: https://snap.
stanford.edu/data/index.html
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Summary – justification Justification in the form of
workloads and datasets performing well on FPGAs is
provided by the literature but the performance mea-
surement landscape is scattered and sometimes specifi-
cally tuned to the contribution of the article. The biggest
challenge, however, is the lacking portability of current
benchmarks because measurements are performed on
vastly different FPGA setups without accounting for
e. g., different memory bandwidths. It is sometimes un-
clear if performance improvements stem from better de-
sign or just better hardware. Thus, we conclude with
the following insight:
Insight 5 A portable, relevant benchmark suite that
covers all necessary artifacts is missing for robust
justification of accelerator usage decisions.
4.5 Discussion – insights
Over the course of this section, we gained five insights
into building an FPGA-accelerated NRDS answering
questions Q1–4. From the motivations of the differ-
ent NRDS classes in Sect. 4.1 and resulting tasks we
saw that two of the biggest challenges of current CPU-
based systems are data movement and memory access.
With the patterns we found for placement and memory
access optimization, we guide the practitioner towards
addressing these challenges with FPGAs regardless of
NRDS class augmented with common operator switch-
ing strategies. However, performance largely depends
on specific algorithms and data structures designed on
a use case basis. In this regard, we were not able to un-
cover even more inter-class structure on such a high ab-
straction level. Nonetheless, the insights we gained help
the practitioner to apply FPGAs to existing or newly
designed NRDS, regardless of data model, to take pres-
sure off the CPU or eliminate it from the system archi-
tecture completely. These common patterns might even
foster building FPGA accelerators supporting multiple
data models at once.
5 Open research challenges
The literature analysis did not only summarize many
interesting solutions but showed several gaps lacking
solutions (cf. Tab. 2). In this section we discuss the
important open challenges and research questions we
think should be pursued in the near future.
Regarding the differences between the NRDS classes
the open challenges vary. We found that key-value sys-
tems are exceptional in that there already exist com-
plete NRDS (research and commercial). However, key-
value systems are the simplest NRDS class, and their
system design leaves many questions unanswered that
come up in other classes. Wide-column stores are not
represented in the literature, but solutions from the key-
value class should be applicable (cf. [37]).
The literature on document and graph stores as well
as existing accelerator prototypes indicate feasibility.
However, the found solutions in the literature are rather
HPC-specific and cannot directly be applied to NRDS.
Thus, there are in general many challenges to be solved
towards a complete NRDS.
Besides these rather broad considerations, we iden-
tified several open research challenges in the course of
this survey that we discuss subsequently.
Non-functional NRDS aspects As a broad trend in the
literature, the coverage of non-functional NRDS aspects
are an open challenge. While consistency protocols may
transferred from the non-accelerated NRDS literature,
it is broadly unclear how to provide production-grade
scalability, availability, multi-tenancy, and security with
an FPGA-accelerated NRDS. FPGAs as a relatively
new processor architecture for data processing are not
integrated as deeply into current systems and do, in
contrast to CPUs, not have widely used operating sys-
tems providing basic functionality. Possibly some solu-
tions can be transferred from FPGA-accelerated rela-
tional database systems.
Flexibility – dynamic queries The static implementa-
tions presented in the current literature need to be-
come more flexible. There are elegant solutions (e. g.,
skeleton automata [119]) to be found for instructable or
parametrizable accelerators that can process more than
one rigid operator. This follows the proposal of domain-
specific architectures in [58] and will also largely im-
prove the projected ratio of the workload processed by
the accelerator leading to better overall performance of
the system.
Comparability – standard benchmarks As discussed in
Sect. 4.4, there are no commonly used benchmarks in
the NRDS classes on FPGAs yet. A standardized bench-
mark will be instrumental in gaining more credibility in
performance claims, comparability, and justification of
FPGAs as an NRDS accelerator. Moreover, better per-
formance measures help uncover performance impedi-
ments in other domains like DRAM (bank parallelism
utilization analyzed in [52]).
Collaborative memory usage Data movement overhead
dominates accelerated systems and narrows their po-
tential for improvements. The emergence of cache co-
herent attachments of FPGAs to the system main mem-
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ory might alleviate this. FPGA-directed data move-
ment could take pressure off the CPU and also make
more fine-grained acceleration possible. However, we
did not find any solution in the literature for the col-
laborative usage of the system main memory and smart
movement of data.
Near-data memory usage for graph systems Especially
for document stores, we found deployments of the FPGA
in the datapath between CPU and memory or disk
(i. e., near-memory) to reduce the volume of data being
moved to the CPU. Since graph workloads are highly
memory-bound, we see big potential for a tighter inte-
gration of FPGA and memory to hide inefficiencies of
irregular memory access patterns.
Cross data model processing A relatively new trend in
NRDS are cross data model systems, i. e., systems that
allow storing and accessing data in multiple data mod-
els simultaneously [82]. One example is OrientDB that
supports polymorphic queries over graph and document
data in one unified system. FPGAs could, e. g., be used
near-data to transform and change the binary represen-
tation on-the-fly as data is loaded to the CPU.
Cross-accelerator architecture As GPUs and FPGAs get
more popular and ever more present in the data center,
there might be more performance gains in heteroge-
neous systems using both accelerator types at the same
time. There are first works on those systems in other
research areas (e. g., [56]), but none in the NRDS lit-
erature. This kind of acceleration might be especially
beneficial to NRDS supporting multiple data models,
where different workloads are particularly well-suited
to different processor architectures.
6 Summary
FPGAs are an instrumental tool in achieving perfor-
mance gains in data-centric systems in the near future.
In this survey we open up the field of FPGA-accelerated
non-relational database systems (NRDS) by studying
and answering three hypotheses formulated in Sect. 1.2.
To start with, for hypothesis (H1), i. e., existing non-
relational database systems do not realize the potential
of FPGA acceleration, we conducted a system review
of commercial NRDS. We found three experimental ex-
tensions to existing systems using FPGAs as accelera-
tors [1, 2, 3], showing the NRDS-acceleration feasibility
but no mainstream adoptions of FPGAs in NRDS, yet.
Hence, we confirm the potential of FPGAs as accelera-
tors for NRDS, but also conclude that this potential is
not yet realized in commercial systems.
To give an answer to hypothesis (H2), i. e., there are
significant gaps in current research on non-relational
FPGA acceleration, we derive a system aspect taxon-
omy that guides an extensive literature analysis by cat-
egorizing the large body of research, for which we pro-
vide an insightful overview of existing contributions.
Taking the results of the literature analysis as a
knowledge base, we derived common patterns, confirm-
ing hypothesis (H3), i. e., there are patterns guiding the
design of an FPGA-accelerated non-relational database
system. Therefore, we compile a list of four relevant
questions that practitioners, like system architects, have
to ask themselves when designing and constructing an
FPGA-accelerated NRDS. This survey gives answers to
these questions by easy-to-apply patterns for FPGA
task definition, FPGA placement, accelerator design
considerations, and benchmarking.
In summary, we provide a comprehensive introduc-
tion of FPGA acceleration and CPU offload potential
for NRDS and present it in a form suitable to every-
body interested in the field. However, we especially re-
gard this survey as a guide for system architects in their
decision making and a reference for researchers to guide
and conduct new research.
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